Input verilog source

Input bits

Cycles